



Broadwell (BDW) Platform Consumer and Corporate Dashboard

Validation Customer (VC)
Revision 1.0
WW45 2013

Legal Disclaimer

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See www.intel.com/products/processor_number for details.

Code names featured are used internally within Intel to identify products that are in development and not yet publicly announced for release. Customers, licensees and other third parties are not authorized by Intel to use code names in advertising, promotion or marketing of any product or services and any such use of Intel's internal code names is at the sole risk of the user.

Intel® Display Power Saving Technology (Intel® DPST), Intel, and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2013, Intel Corporation. All rights reserved.

Revision History

Updates	ww45'13	ww38'13
Change ES1/Alpha target for U 2+2 Platform	ww52'13 target	ww50'13 target
U ES1/Alpha and Y ES1/Alpha	target ww only; No window	Target ww, three week windows
Added LPT-H to H 2-chip platform dashboard	--	N.A.


Changes from previous dashboard are highlighted in **BLUE**

Broadwell (BDW) Platforms Key Messages

- Intel is making good progress on validation of BDW/WPT U and Y silicon
- Intel is on track for BDW Y ES1/Alpha in ww48 as planned
- BDW U ES1 samples will start shipping in ww52 (changed from ww50) .
Sample quantities will be constrained as per guidance given in ww43
 - Y is prioritized over U for ES1. Customers are encouraged to continue to supplement their U platform validation with HSW/WPT samples
 - BDW PCH next stepping has booted and is targeted for BDW U/Y ES2 samples

Broadwell U 2+2 Platform HW Schedules for VC Customers

2013 Q3			2013 Q4			2014 Q1			2014 Q2			2014 Q3			2014 Q4			2015 Q1		
Jul	Aug	Sep	Oct	Nov	Dec	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec	Jan	Feb	Mar
22	23	30	31	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27



Legend


Range

- Projection
- Completed
- Change from last

- Dates represent the start of sampling (targeting start ship beginning of the week)
- Clarkville (I218) LAN and FalconRidge TBT are in production. SW updates for BDW platform and other fixes will be released as necessary
- Ingredient PV candidate (PC) target is 2 weeks before the PV
- Beta CSCO is three weeks ahead of Beta. PV CSCO will be six weeks ahead of PV
- SW Ingredients covered by this dashboard are: ACT, AMT SDK, Audio, BIOS, BIOS Guard (PFAT), Boot Guard (Anchor Cove), Chipset INF, CPPC, DPTF 8.0, Graphics, Intel® Identity Protection Technology, Intel Insider, ISCT, LAN, LPSS, ME, NFC, Rapid Start Technology, Rapid Storage Technology, Sensor Hub, Small Biz Advantage, Thunderbolt, TXT, WiDi, Wi-Fi*/BT*, XTU
- Intel's definition of Ready to Ship (RTS) is the milestone when OEM platforms have completed travel from their production factory to their target geo, and are ready to ship to end customers/retailers within that geo. OEMs typically track platforms shipping from their local manufacturing site, recognized at Intel as First Customer Ship (FCS), which typically occurs about 3 weeks before the RTS milestone depending on shipping/distribution methods of the OEM

Broadwell Y 2+2 Platform HW Schedules for VC Customers

2013 Q3			2013 Q4			2014 Q1			2014 Q2			2014 Q3			2014 Q4			2015 Q1		
Jul	Aug	Sep	Oct	Nov	Dec	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec	Jan	Feb	Mar
22	23	33	33	33	33	33	33	33	33	33	33	33	33	33	33	33	33	33	33	33
7	8	9	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7



Legend


Range

- Projection
- Completed
- Change from last

- Dates represent the start of sampling (targeting start ship beginning of the week)
- Clarkville (I218) LAN and FalconRidge TBT are in production. SW updates for BDW platform and other fixes will be released as necessary
- Ingredient PV candidate (PC) target is 2 weeks before the PV
- Beta CSCO is three weeks ahead of Beta. PV CSCO will be six weeks ahead of PV
- SW Ingredients covered by this dashboard are: ACT, AMT SDK, Audio, BIOS, BIOS Guard (PFAT), Boot Guard (Anchor Cove), Chipset INF, CPPC, DPTF 8.0, Graphics, Intel® Identity Protection Technology, Intel Insider, ISCT, LAN, LPSS, ME, NFC, Rapid Start Technology, Rapid Storage Technology, Sensor Hub, Small Biz Advantage, Thunderbolt, TXT, WiDi, Wi-Fi*/BT*, XTU
- Wi-Di Alpha will be in ww50
- Intel's definition of Ready to Ship (RTS) is the milestone when OEM platforms have completed travel from their production factory to their target geo, and are ready to ship to end customers/retailers within that geo. OEMs typically track platforms shipping from their local manufacturing site, recognized at Intel as First Customer Ship (FCS), which typically occurs about 3 weeks before the RTS milestone depending on shipping/distribution methods of the OEM

Broadwell U 2+3 Platform HW Schedules for VC Customers

2013 Q3			2013 Q4			2014 Q1			2014 Q2			2014 Q3			2014 Q4			2015 Q1		
Jul	Aug	Sep	Oct	Nov	Dec	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec	Jan	Feb	Mar
22	23	33	33	33	33	33	33	33	33	33	33	33	33	33	33	33	33	33	33	33
7	8	9	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7




Legend

Range


- Projection
- Completed
- Change from last

- Dates represent the start of sampling (targeting start ship beginning of the week)
- BDW U 2+2 ES1 can be used for early enabling of U 2+3 platform (compatible package). Sightings for Beta CSCO will be out of U 2+2 ES1/Alpha.
- Clarkville (I218) LAN and FalconRidge TBT are in production. SW updates for BDW platform and other fixes will be released as necessary
- Ingredient PV candidate (PC) target is 2 weeks before the PV
- Beta CSCO is three weeks ahead of Beta. PV CSCO will be six weeks ahead of PV
- SW Ingredients covered by this dashboard are: ACT, AMT SDK, Audio, BIOS, BIOS Guard (PFAT), Boot Guard (Anchor Cove), Chipset INF, CPPC, DPTF 8.0, Graphics, Intel® Identity Protection Technology, Intel Insider, ISCT, LAN, LPSS, ME, NFC, Rapid Start Technology, Rapid Storage Technology, Sensor Hub, Small Biz Advantage, Thunderbolt, TXT, WiDi, Wi-Fi*/BT*, XTU
- Intel's definition of Ready to Ship (RTS) is the milestone when OEM platforms have completed travel from their production factory to their target geo, and are ready to ship to end customers/retailers within that geo. OEMs typically track platforms shipping from their local manufacturing site, recognized at Intel as First Customer Ship (FCS), which typically occurs about 3 weeks before the RTS milestone depending on shipping/distribution methods of the OEM


Broadwell H 4+3e 1-chip Platform HW Schedules for VC Customers




Broadwell H 4+3e, 4+2 BGA 2-chip Platform HW Schedules for VC Customers



Broadwell H 4+3e LGA 2-chip Platform HW Schedules for VC Customers





* These release are targeting leading (HWS-Refresh) 2014 Platform. Always check Ref Code Release notes for supported platform information.

** This release is production release for the leading platform (Haswell-Refresh). Other platforms' PV milestones (ex. Broadwell) will be added at appropriate time as PV2, PV3, etc.

*** This package includes all reference codes covered by the Broadwell Reference Code Software License Agreement.

	R0.5 core collaterals published WW46 -49'12
	R0.7.x core collaterals published WW03 -18'13

	Target	Broadwell-U CRB Code names	Broadwell-U CRB Descriptive name	Broadwell-Y CRB Code names	Broadwell-Y CRB Descriptive name
	Complete	Sawtooth Peak White Tip Mountain 1 White Tip Mountain 2 CDK	Haswell U LPDDR3 RVP Haswell U DDR3L RVP Broadwell-U DDR3L Mem down RVP	Broadwell-Y LPDDR3 CRB	Broadwell-Y LPDDR3
	= Range			Wilson Beach SDS Harris Beach Refresh SDS	Broadwell- U SDS



Back Up

Program Milestone Stepping

Milestone	Si Stepping	Commit	Projection	Comments
U 2+2 pre-ES (HSW 2+2 + BDW PCH-LP)	HSW C-0 BDW PCH-LP A-0	ww36-ww37	Done	

BDW – U/Y Platform BringUp Workshop Schedule

2013 Q3									2013 Q4									2014 Q1									2014 Q2									2014 Q3									2014 Q4								
July			Aug			Sept			Oct			Nov			Dec			Jan			Feb			March			Apr			May			June			July			Aug			Sept			Oct			Nov			Dec		
27	28	29	30	31	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	1	2	3	4	5	6	7	8	9	10	11	12						



BDW – U 2+2



Last Foil for dashboard